

# Measurement and Analysis of SiC-MOSFET threshold voltage shift

Q. Molin<sup>1,a\*</sup>, M. Kanoun<sup>2,b</sup>, C. Raynaud<sup>3,c</sup>, H. Morel<sup>3,d</sup>

<sup>1</sup> Supergrid Institute, 21 rue Cyprian, Villeurbanne 69611 CEDEX, France

<sup>2</sup> EDF R&D, Moret-sur-Loing 77818, France

<sup>3</sup> Univ Lyon, INSA Lyon, CNRS, Ampere, F-69621, France

<sup>a</sup>quentin.molin@supergrid-institute.com, <sup>b</sup>mehdi.kanoun@edf.fr

<sup>c</sup>christophe.raynaud@insa-lyon.fr, <sup>d</sup>herve.morel@insa-lyon.fr

### Abstract

Gate-oxide technology weakness is a main reliability issue of Silicon Carbide MOSFET transistors. The threshold voltage shift is a critical phenomenon that addresses the reliability of industrial power applications. It is important to have a better understanding of the phenomena implied in the gate threshold voltage shift. In this context, HTGB test is proposed and the resulting gate oxide stress is studied and discussed in this paper. Complementary testing was performed with HTGS test and gate oxide characterizations, such as the charge pumping technique. The results obtained are used to add insight to the current discussion of SiC MOSFET robustness. Measurement protocols implementation on 1.7 kV 45 m $\Omega$  are detailed, which will be useful for the next generation of SiC MOSFET.

# **Experimental set-up**

- → 18 DUT (2 x9)
- Packaged devices
  - **>** TO247
  - > Ixys Isoplus i4
- Homogenous temperature on the hotplate



# Gate oxyde reliability tests

- → High Temperature Gate Bias
  - Static bias between gate and source
  - Maximum operating temperature
  - > 1000 h
- High temperature Gate Switching
  - > Gate switching conditions
  - Frequency and dutycycle
  - High operating temperature









# V<sub>TH</sub> relaxation

- Threshold voltage shift after positive bias
- Measurement protocols : negative

# HTGS results 1

 $\rightarrow$  V<sub>TH</sub> drift during ageing ~170 mV

# HTGS results 2

- Duty cycle impact on V<sub>TH</sub> shift and dispersion
  - 6.1 % for α = 0.2, 6.4 % for α = 0.5, and 7.2% for α = 0.8



# Gate oxyde analysis

- → C-V measurement
  - Positive shift: e- injection from the n region under the gate
  - Consistent with V<sub>TH</sub> positive shift during ageing
- Charge pumping measurement
  - > Three terminal configuration



# Conclusions

- HTGB and HTGS scenarii both show positive shift
  - Investigation completed with C-V and three terminal charge pumping measurements.
  - Injection of e- from n source region into the oxide

- Pumped current is not increasing but shifting towards positive value
- > Trapping of negative charge confirmed



Enhanced measurement protocols

- Getting rid of the V<sub>TH</sub> relaxation phenomena
- > Remaining shift is definitive
- → Perspectives

#### > TCAD modelisation of the trapping effect

#### Acknowledgement

This work was supported by a grant overseen by the French National Research Agency (ANR) as part of the "Investissement d'Avenir" Program (ANE-ITE-002-01).

SuperGrid Institute, 130 rue Léon Blum, 69100 Villeurbanne - FRANCE 13/06/2015